# EE 330 Lecture 37

## Digital Circuit Design

- Overview (brief)
- Basic Logic Gates
- Properties of Logic Families
- Characterization of CMOS Inverter

## Fall 2024 Exam Schedule

Exam 1 Friday Sept 27 Exam 2 Friday October 25 Exam 3 Friday Nov 22

Final Exam Monday Dec 16 12:00 - 2:00 PM

### Sinusoidal Steady State Response for Linear Systems



If  $V_{\text{IN}}=V_{\text{m}}\sin(\omega t+\theta)$ 

For  $V_m$  small, small-signal steady state output given by

$$
V_{OUT}(t) = V_m \frac{g_{m1}R_D}{\sqrt{\left(\omega C_{DB}R_D\right)^2 + 1}}\sin\left(\omega t + \theta - 180^\circ - \tan^{-1}\left(\frac{\omega C_{DB}R_D}{1}\right)\right)
$$

# **Digital Circuit Design**

Most of the remainder of the course will be devoted to digital circuit design









module gates (input logic [3:0] a,b, output logic [3:0] y1,y2,y3,y4,y5); assign  $y1 = a&b$ ; //AND assign  $y2 = a \mid b$ ; //OR assign  $y3 = a \land b$ ; //XOR assign y4 =  $\sim$ (a & b); //NAND assign  $y5 = -(a \mid b)$ ; //NOR endmodule

A rendering of a small standard cell with three metal layers (dielectric has been removed). The sand-colored structures are<br>metal interconnect, with the vertical pillars being contacts, typically plugs of tungsten. The<br>reddish structures are polysilicon qates, and the solid at the bottom ! is the crystalline silicon bulk is the crystalline silicon bulk



Standard Cell Library

#### **VHDL**

library IEEE; use IEEE.STD\_LOGIC\_1164.all;

entity gates is

port(a,b: in STD\_LOGIC\_VECTOR(3 dowto 0); y1,y2,y3,y4,y5:out STD\_LOGIC\_VECTOR(3 downto 0));

end;

architecture synth of gates is begin

```
y1 \leq z a and b;
y2 \le a or b;
v3 \leq a \times b:
y4 \le a nand b;
v5 \leq a nor b:
end;
```


# Digital Circuit Design

• Hierarchical Design

- Basic Logic Gates
- Properties of Logic Families
- Characterization of CMOS Inverter
- Static CMOS Logic Gates
	- Ratio Logic
- Propagation Delay
	- Simple analytical models
		- FI/OD
		- **Logical Effort**
	- Elmore Delay
- **Sizing of Gates** 
	- The Reference Inverter
- Propagation Delay with Multiple Levels of Logic
- Optimal driving of Large Capacitive Loads
- Power Dissipation in Logic **Circuits**
- Other Logic Styles
- **Array Logic**
- Ring Oscillators



Multiple Levels of Abstraction



Bottom



Multiple Sublevels in Each Major Level All Design Steps may not Fit Naturally in this Description

**Behavioral :** Describes what a system does or what it should do

- **Structural :** Identifies constituent blocks and describes how these blocks are interconnected and how they interact
- **Physical :** Describes the constituent blocks to both the transistor and polygon level and their physical placement and interconnection

Multiple representations often exist at any level or sublevel

Example: Two distinct representations at the physical level (polygon sublevel)



Example: Two distinct representations at physical level (schematic sublevel)



Example: Three distinct representations at the structural/behavioral level (gate sublevel)



 $\mathsf{C} = \mathsf{A} \oplus \mathsf{B}$ 





In each domain, multiple levels of abstraction are generally used.

#### Consider Physical Domain

- Consider lowest level to highest
	- 0 placement of diffusions, thin oxide regions, field oxide, ect. on a substrate.
	- 1 polygons identify all mask information (not unique)
	- 2 transistors (not unique)
	- 3 gate level (not unique)
	- 4 cell level

Adders, Flip Flop, MUTs,…

#### Information Type

**PG data G.D.F Netlist HDL Description**

#### **Structural Domain:**

- DSP
- Blocks (Adders, Memory, Registers, etc.
- Gates
- Transistor

Information Type

HDL

**Netlists** 

#### Behavior Domain (top down):

- Application
- Programs
- Subroutines
- Boolean Expressions

#### Information Type

High-Level Language **HDL** 

#### Representation of Digital Systems

### Standard Approach to Digital Circuit Design

#### 8 – level representation

- 1. Behavioral Description
	- Technology independent
- 2. RTL Description (Register Transfer Level)

(must verify (1)  $\Leftrightarrow$  (2))

3. RTL Compiler

Registers and Combinational Logic Functions

- 4. Logic Optimizer
- 5. Logic Synthesis

Generally use a standard call library for synthesis

(sublevels 6-8 not shown on this slide)

### Frontend design

Representation of Digital Systems

Standard Approach to Digital Circuit Design

**HDL**

- 1. Behavioral Description
	- Technology independent
- 2. RTL Description
	- (must verify  $(1) \Leftrightarrow (2)$ )
- 3. RTL Compiler

Registers and Combinational Logic Functions

4. Logic Optimizer

### 5.Logic Synthesis

Generally use a standard call library for synthesis

### Backend design

### 6.Place and Route

(physically locates all gates and registers and interconnects them)

- 7. Layout Extraction
	- DRC
	- Back Annotation
- 8. Post Layout simulation

May necessitate a return to a higher level in the design flow

Logic synthesis, though extensively used, often is not as efficient nor as optimal for implementing some important blocks or some important functions

These applications generally involve transistor level logic circuit design that may combine one or more different logic design styles

# Logic Optimization

What is optimized (or minimized) ?

- Number of Gates
- Number or Levels of Logic
- Speed
- Delay
- Power Dissipation
- Area
- Cost
- Peak Current
- 

Depends Upon What User Is Interested In

# Standard Cell Library

- Set of primitive building blocks that have been pre-characterized for dc and high frequency performance
- Generally includes basic multiple-input gates and flip flops
- P-cells often included
- Can include higher-level blocks – Adders, multipliers, shift registers,counters,…
- Cell library often augmented by specific needs of a group or customer

# Digital Circuit Design

- Hierarchical Design
	- Basic Logic Gates
	- Properties of Logic Families
	- Characterization of CMOS Inverter
- Static CMOS Logic Gates
	- Ratio Logic
- Propagation Delay
	- Simple analytical models
		- FI/OD
		- **Logical Effort**
	- Elmore Delay
- Sizing of Gates
	- The Reference Inverter
- Propagation Delay with Multiple Levels of Logic
- Optimal driving of Large Capacitive Loads
- Power Dissipation in Logic **Circuits**
- Other Logic Styles
- **Array Logic**
- Ring Oscillators



# Logic Circuit Block Design

### Many different logic design styles

•Static Logic Gates

•Complex Logic Gates

•Pseudo NMOS

•Pass Transistor Logic

•Dynamic Logic Gates

•Domino Logic

•Zipper Logic

•Output Prediction Logic

Various logic design styles often combined in the implementation of one logic block





Question: How many basic one and two input gates exist and how many of these are useful?

### The set of NOR gates is complete

Any combinational logic function can be realized with only multiple-input NOR gates

### The set of NAND gates is complete

Any combinational logic function can be realized with only multiple-input NAND gates

Performance of the BASIC gates is critical!

A gate logic family can be formed based upon a specific design style for implementing logic functions

Many different gate logic family types exist NMOS, PMOS, CMOS, TTL, ECL, RTL, DCTL,… Substantial differences in performance from one family type to another

Power, Area, Noise Margins, ….

It suffices to characterize the inverter of a logic family and then express the performance of other gates in that family in terms of the performance of the inverter.



What characteristics are required and desirable for an inverter to form the basis for a useful logic family?

What restrictions are there on the designer for building Boolean circuits?

• None !!!!

• It must "work" as expected

• Designer is Master of the silicon !

**What are the desired characteristics of a logic family?**

- 1. High and low logic levels must be uniquely distinguishable (even in a long cascade)
- 2. Capable of driving many loads (good fanout)
- 3. Fast transition times (but in some cases, not too fast)
- 4. Good noise margins (low error probabilities)
- 5. Small die area
- 6. Low power consumption
- 7. Economical process requirements

- 8. Minimal noise injection to substrate
- 9. Low leakage currents
- 10. No oscillations during transitions
- 11. Compatible with synthesis tools
- 12. Characteristics do not degrade too much with temperature
- 13. Characteristics do not vary too much with process variations

Are some of these more important than others?

Yes ! – must have well-defined logic levels for circuits to even function as logic

Are some of these more important than others?

Yes ! – must have well-defined logic levels for circuits to even function as logic

What properties of an inverter are necessary for it to be useful for building a logic family

What are the logic levels for a given inverter of a given logic family?

#### What are the logic levels for a given inverter of for a given logic family?





#### **Can we legislate them ?**

- Some authors choose to simply define a value for them
- Simple and straightforward approach
- **But what if the circuit does not interpret them the same way they are defined !!**

#### What are the logic levels for a given inverter of for a given logic family?





#### **Can we legislate them ?**

In 1897 the Indiana House of

Representatives unanimously passed a measure redefining the area of a circle and the value of pi. (House Bill no. 246, introduced by Rep. Taylor I. Record.) The bill died in the state Senate.



#### Vikipedi A The Free Encyclopedia

Main page **Contents Current events Random article About Wikipedia** Contact us **Donate** 

Contribute

Help Learn to edit en.wikipedia.org/wiki/Indiana\_General\_Assembly

## Indiana Pi Bill

From Wikipedia, the free encyclopedia

The Indiana Pi Bill is the popular name for bill #246 of the 1897 sitting of the Indiana General Assembly, one of the most notorious attempts to establish mathematical truth by legislative fiat. Despite its name, the main result claimed by the bill is a method to square the circle, although it does imply various incorrect values of the mathematical constant  $\pi$ , the ratio of the circumference of a circle to its diameter.<sup>[1]</sup> The bill, written by a physician who was an amateur mathematician, never became law due to the

#### What are the logic levels for a given inverter of for a given logic family?



$$
V_{H} = ?
$$
  

$$
V_{L} = ?
$$

Noise Margins The static operation of a logic-circuit family is characterized by the volage transfer characteristic (VTC) of its basic inverter. Figure 10.2 shows such a VTC and defines its four parameters;  $V_{OH}$ ,  $V_{OL}$ ,  $V_{IH}$ , and  $V_{II}$ . Note that  $V_{II}$  and  $V_{II}$  are defined as the points at which the slope of the VTC is -1. Also indicated is the definition of the threshold voltage  $V_M$ , or  $V_M$  as we shall frequently call it, as the point at which  $v_O = v_I$ . Recall that we discussed the VTC in its generic form in Section 1.7, and have also seen actual VTCs in Section 4.10 for the CMOS inverter, and in Section 5.10 for the BJT inverter.

The robustness of a logic-circuit family is determined by its ability to reject noise, and thus by the noise margins  $NH<sub>H</sub>$  and  $NM<sub>L</sub>$ ,

$$
NM_H \equiv V_{OH} - V_{IH} \tag{10.1}
$$

$$
V M_L \equiv V_{IL} - V_{OL} \tag{1}
$$



FIGURE 10.2 Typical voltage transfer characteristic (VTC) of a logic inverter, illustrating the definition of the critical points.

#### Can we legislate them ?



World's most widely used electronics text
### What are the logic levels for a given inverter of for a given logic family?



$$
V_{H} = ?
$$
  

$$
V_{L} = ?
$$

Can we legislate them ?





### What are the logic levels for a given inverter of for a given logic family?



 $V_H$ =?  $V_L$ =?

Can we legislate them ?

- Some authors choose to define them based upon specific features of inverter
- Analytical expressions may be complicated
- But what if the circuit does not interpret them the same way they are defined !!



What are the logic levels for a given inverter of for a given logic family?



 $V_H$ =?  $V_L$ =?

- The inverter will interpret them the way the circuit really operate as a Boolean system !!
- Analytical expressions may be complicated
- How is this determination made?





Consider a very long cascade of inverters

Apply a large voltage at the input (alternatively a small input could be used) w.l.o.g. assume an even number of inverters in chain indicated





Consider a very long cascade of inverters

Apply a large voltage at the input (alternatively a small input could be used) w.l.o.g. assume an even number of inverters in chain indicated



If logic levels are to be maintained, the voltage at the end of this even number of stages must be  $\mathsf{V}_{\mathsf{H}}$ , that of the next must be  $\mathsf{V}_{\mathsf{L}}$ , the next  $\mathsf{V}_{\mathsf{H}}$ , etc. (may not be applicable for first few outputs near the input )







- Two inverter loop
- Very useful circuit !

# The two-inverter loop





SRAM Cell

## The two-inverter loop





Standard 6-transistor SRAM Cell

# The two-inverter loop



Will also work but less common (less area but degraded performance)

### $V_H$ =?  $V_1$  =? VOUT  $\mathsf{V}_{\mathsf{IN}}$  $S<sub>1</sub>$  $S_2 \quad | \quad \quad \sim \quad \quad \quad S_3$  $V_H$   $V_L$   $V_H$ V' OUT Inverter Characteristics

 $V_{\text{IN}}$   $\longrightarrow$   $V_{\text{OUT}}$ 

### Ask the inverter how it will interpret logic levels

Thus, consider the inverter pair



 $V_H$  and  $V_I$  often termed the "1" and "0" states

### **Observation**



When  $V_{\text{OUT}}=V_{\text{IN}}$  for the inverter,  $V_{\text{OUT}}$  is also equal to  $V_{\text{IN}}$ . Thus the intersection point for  $V_{\text{OUT}}=V_{\text{IN}}$  in the inverter transfer characteristics (ITC) is also an intersection point for  $V'_{\text{OUT}}=V_{\text{IN}}$  in the inverter-pair transfer characteristics (IPTC). This intersection point is defined as  $V_{TRIP}$ 



Implication: Inverter characteristics can be used directly to obtain  $V_{TRIP}$ 

# Logic Family Characteristics

What properties of an inverter are necessary for it to be useful for building a two-level logic family?

The inverter-pair transfer characteristics must have three unique intersection points with the  $V'_{\text{OUT}} = V_{\text{IN}}$  line

What are the logic levels for a given inverter of for a given logic family?

The two extreme intersection points of the inverter-pair transfer  $\Box$   $\lor_{\text{out}}$ characteristics with the  $V'_{\text{OUT}} = V_{\text{IN}}$  line

Can we legislate  $\mathsf{V}_{\mathsf{H}}$  and  $\mathsf{V}_{\mathsf{L}}$  for a logic family ? No!

What other properties of the inverter are desirable?

H L

2

 $\text{V}_{\text{TRIP}} \cong \frac{\text{V}_{\text{H}} + \text{V}_{\text{F}}}{2}$ 

 $\cong$ 



Reasonable separation between  $\mathsf{V}_{\mathsf{H}}$  and  $\mathsf{V}_{\mathsf{L}}$  (enough separation so that noise does not cause circuit to interpret level incorrectly) Often thought to want

(to provide adequate noise immunity and process insensitivity)

### What happens near the quasi-stable operating point?



 $S_2$  closed and X=Y=V<sub>TRIP</sub>



## What happens near the quasi-stable operating point?

 $S_2$  closed and X=Y=V<sub>TRIP</sub>



If X decreases even very slightly, will move to the  $X=0$ ,  $Y=1$  state (very fast)

If X increases even very slightly, will move to the  $X=1$ ,  $Y=0$  state (very fast)

### What if the inverter pair had the following transfer characteristics?



## What if the inverter pair had the following transfer characteristics?



Multiple levels of logic

Every intersection point with slope <1 is a stable point Every intersection point with slope >1 is a quasi-stable point

### What are the transfer characteristics of the static CMOS inverter pair?



Consider first the inverter



### Transfer characteristics of the static CMOS inverter







$$
I_{D1} = \mu_{D1} C_{DXD} \frac{W_{1}}{L_{1}} \left( V_{IN} - V_{TD} - \frac{V_{OUT}}{2} \right) V_{OUT}
$$

$$
I_{D2} = 0
$$

 $\mathsf{V}_{\text{log}} = 0$ <br>
Equating  $\mathsf{I}_{\text{D1}}$  and  $-\mathsf{I}_{\text{D2}}$  we<br>
obtain:<br>  $\mathsf{V} = \mathsf{V}_{\text{Cov}} \frac{\mathsf{W}_{\text{C}}}{\mathsf{L}_{\text{C}}}\left(\mathsf{V}_{\text{N}} - \mathsf{V}_{\text{C}} - \frac{\mathsf{V}_{\text{OUT}}}{2}\right)\mathsf{V}_{\text{OUT}}$ <br>
It can be shown that setting the first produc 0 1 OUT n OXn I IN The  $\Omega$  I OUT 1  $W$   $\left( \begin{array}{ccc} 0 & 0 & 0 \\ 0 & 0 & 0 \end{array} \right)$  $\mu_{\rm B} C_{\rm ox}$   $\frac{V_{\rm M}}{V_{\rm M}} - V_{\rm Tn} - \frac{V_{\rm OUT}}{2}$   $|V_{\rm eff}|$ L <sup>In</sup> 2  $\begin{pmatrix} 1 & 1 & 1 \end{pmatrix}$  $= \mu_{\text{n}} C_{\text{o}_{\text{Xn}}} \left[ \frac{1}{L_1} \left( V_{\text{n}} - V_{\text{t}} - \frac{1}{2} \right) \right]$ Equating  $I_{D1}$  and  $-I_{D2}$  we obtain:

It can be shown that setting the first product term to 0 will not verify, thus

$$
\mathsf{V}_{_{\mathsf{OUT}}}=0
$$

valid for:

$$
\begin{array}{ccc} V_{_{GS1}} \geq V_{_{Tn}} & V_{_{DS1}} < V_{_{GS1}} - V_{_{Tn}} & V_{_{GS2}} \geq V_{_{Tp}} \\ & \text{thus, valid for:} & & \\ V_{_{IN}} \geq V_{_{Tn}} & V_{_{OUT}} < V_{_{IN}} - V_{_{Tn}} & V_{_{IN}} - V_{_{DD}} \geq V_{_{Tp}} \end{array}
$$



### Graphical Interpretation of these conditions:



Case 1  $\,$  M<sub>1</sub> triode, M<sub>2</sub> cutoff

 $\mathsf{V}_{_{\mathsf{OUT}}}=0$ 



Case 1  $\,$  M<sub>1</sub> triode, M<sub>2</sub> cutoff

 $\mathsf{V}_{_{\mathsf{OUT}}}=0$ 



Partial solution:



### Regions of Operation for Devices in CMOS inverter



Case 2  $M_1$  triode,  $M_2$  sat



M<sub>2</sub>: Square law I<sub>D</sub>

M<sub>1</sub>: like a resistor

Case 2 M<sub>1</sub> triode, M<sub>2</sub> sat  
\n
$$
I_{D1} = \mu_{n}C_{ox_{n}} \frac{W_{1}}{L_{1}} \left( V_{1N} - V_{T_{1n}} - \frac{V_{OUT}}{2} \right) V_{OUT}
$$
\n
$$
I_{D2} = -\frac{\mu_{p}C_{ox_{p}}}{2} \frac{W_{2}}{L_{2}} \left( V_{1N} - V_{DD} - V_{T_{p}} \right)^{2}
$$
\nEquating  $I_{D1}$  and  $-I_{D2}$  we obtain:  
\n
$$
\frac{\mu_{p}C_{ox_{p}}}{2} \frac{W_{2}}{L_{2}} \left( V_{1N} - V_{DD} - V_{T_{p}} \right)^{2} = \mu_{n}C_{ox_{n}} \frac{W_{1}}{L_{1}} \left( V_{1N} - V_{T_{n}} - \frac{V_{OUT}}{2} \right) V_{OUT}
$$

valid for:

$$
V_{_{GS1}} \geq V_{_{Tn}} \qquad V_{_{DS1}} <\ V_{_{GS1}} - V_{_{Tn}} \qquad V_{_{GS2}} \leq V_{_{Tp}} \qquad V_{_{DS2}} \leq V_{_{GS2}} - V_{_{72}}
$$

thus, valid for:

$$
V_{_{\text{IN}}}\geq V_{_{\text{Th}}} \qquad V_{_{\text{OUT}}}<\ V_{_{\text{IN}}}-V_{_{\text{Th}}} \qquad \quad V_{_{\text{IN}}}-V_{_{\text{DD}}}\leq V_{_{\text{Tp}}}\qquad V_{_{\text{OUT}}}-V_{_{\text{DD}}}\leq V_{_{\text{IN}}}-V_{_{\text{DD}}}-V_{_{\text{Tp}}}
$$

Case 2  $M_1$  triode,  $M_2$  sat



Case 2  $M_1$  triode,  $M_2$  sat



### Transfer characteristics of the static CMOS inverter

Partial solution:



Case 3  $M_1$  sat,  $M_2$  sat



Case 3 M<sub>1</sub> sat, M<sub>2</sub> sat  
\n
$$
I_{D1} = \frac{\mu_{D} C_{OX_{D}}}{2} \frac{W_{1}}{L_{1}} (V_{IN} - V_{T_{D}})^{2}
$$
\n
$$
I_{D2} = \frac{\mu_{D} C_{OX_{D}}}{2} \frac{W_{2}}{L_{2}} (V_{IN} - V_{D} - V_{T_{P}})^{2}
$$

Equating  $I_{D1}$  and  $-I_{D2}$  we obtain:

$$
\frac{\mu_{\scriptscriptstyle p} C_{_{\text{O}\!X\!p}}} {2} \frac{W_{\scriptscriptstyle 2}}{L_{\scriptscriptstyle 2}} \Big( V_{_{\text{IN}}}-V_{_{\text{DD}}}-V_{_{\text{Tp}}}\Big)^2 \!=\! \frac{\mu_{\scriptscriptstyle n} C_{_{\text{O}\!X\!n}}} {2} \frac{W_{\scriptscriptstyle 1}}{L_{\scriptscriptstyle 1}} \Big( V_{_{\text{IN}}}-V_{_{\text{Tp}}}\Big)^2
$$

Which can be rewritten as:

$$
\sqrt{\frac{\mu_{\text{\tiny p}} C_{_{\text{O}\!X\!p}}}{2}}\frac{W_{\text{\tiny 2}}}{L_{\text{\tiny 2}}}\Big(V_{_{\text{\tiny DD}}} + V_{_{\text{\tiny T}\!p}} - V_{_{\text{\tiny IN}}}\Big) \!=\! \sqrt{\frac{\mu_{\text{\tiny n}} C_{_{\text{\tiny O}\!X\!n}}}{2}\frac{W_{\text{\tiny 1}}}{L_{\text{\tiny 1}}}}\Big(V_{_{\text{\tiny IN}}} - V_{_{\text{\tiny T}\!n}}\Big)
$$

Which can be simplified to:

$$
V_{_{IN}}=\frac{\left(V_{_{\tau_{I}}}\right)\sqrt{\frac{\mu_{_{n}}C_{_{OX_{n}}}}{2}\frac{W_{_{1}}}{L_{_{1}}}+\left(V_{_{DD}}+V_{_{\tau_{P}}}\right)\sqrt{\frac{\mu_{_{p}}C_{_{OX_{p}}}}{2}\frac{W_{_{2}}}{L_{_{2}}}}}{\sqrt{\frac{\mu_{_{n}}C_{_{OX_{n}}}}{2}\frac{W_{_{1}}}{L_{_{1}}}+\sqrt{\frac{\mu_{_{p}}C_{_{OX_{p}}}}{2}\frac{W_{_{2}}}{L_{_{2}}}}}}
$$

This is a vertical line



Case 3 M<sub>1</sub> sat, M<sub>2</sub> sat  
\n
$$
V_{\text{N}} = \frac{(V_{\text{m}})\sqrt{\frac{\mu_{\text{n}}C_{\text{ON}}W_{\text{t}}}{2} + (V_{\text{D}} + V_{\text{D}})\sqrt{\frac{\mu_{\text{n}}C_{\text{ON}}W_{\text{2}}}{2 L_{\text{2}}}}}{\sqrt{\frac{\mu_{\text{n}}C_{\text{ON}}W_{\text{t}}}{2 L_{\text{t}}}} + \sqrt{\frac{\mu_{\text{n}}C_{\text{ON}}W_{\text{2}}}{2 L_{\text{2}}}}}
$$
\nSince  $C_{\text{ON}} \cong C_{\text{ON}} = C_{\text{ON}}$  this can be simplified to:  
\n
$$
V_{\text{N}} = \frac{(V_{\text{m}})\sqrt{\frac{W_{\text{t}}}{L_{\text{1}}}} + (V_{\text{DD}} + V_{\text{TD}})\sqrt{\frac{\mu_{\text{p}}W_{\text{2}}}{\mu_{\text{n}} L_{\text{2}}}}}{\sqrt{\frac{W_{\text{t}}}{L_{\text{1}}}} + (\frac{\mu_{\text{p}}}{\mu_{\text{n}} L_{\text{2}}})}
$$
\nvalid for:  
\n
$$
V_{\text{NS}} \geq V_{\text{TN}}
$$
\n
$$
V_{\text{DST}} \geq V_{\text{GS1}} \geq V_{\text{OS1}} - V_{\text{TN}}
$$
\n
$$
V_{\text{N}} = \frac{V_{\text{OS2}}}{V_{\text{N}}} = \frac{V_{\text{NS}}}{V_{\text{N}}} = \frac{V_{\text{ON}}}{V_{\text{N}}} = \frac{V_{\text{ON}}}{V_{\text{N}}} = \frac{V_{\text{ON}}}{V_{\text{N}}} = \frac{V_{\text{ON}}}{V_{\text{N}}} = \frac{V_{\text{ON}}}{V_{\text{N}}} = \frac{
$$
Case 3  $M_1$  sat,  $M_2$  sat



Case 3  $M_1$  sat,  $M_2$  sat





Case 4  $\,$  M<sub>1</sub> sat, M<sub>2</sub> triode



Case 4 M<sub>1</sub> sat, M<sub>2</sub> triode  
\n
$$
I_{D1} = \frac{\mu_{D} C_{Ox_{D}} W_{1}}{2} (V_{N_{D}} - V_{T_{D}})^{2}
$$
\n
$$
I_{D2} = -\mu_{P} C_{Ox_{D}} \frac{W_{2}}{L_{2}} (V_{N_{D}} - V_{DD} - V_{T_{P}} - \frac{V_{OUT} - V_{DD}}{2}) \cdot (V_{OUT} - V_{DD})
$$
\nEquating  $I_{D1}$  and  $-I_{D2}$  we obtain:  
\n
$$
\frac{\mu_{D} C_{Ox_{D}} W_{1}}{2} (V_{N_{D}} - V_{T_{D}})^{2} = \mu_{P} C_{Ox_{D}} \frac{W_{2}}{L_{2}} (V_{N_{D}} - V_{DD} - V_{T_{P}} - \frac{V_{OUT} - V_{DD}}{2}) \cdot (V_{OUT} - V_{DD})
$$
\nvalid for:

$$
V_{\text{gs1}} \geq V_{\text{tn}}
$$
\n
$$
V_{\text{ps1}} \geq V_{\text{gs1}} - V_{\text{tn}}
$$
\n
$$
V_{\text{gs2}} \leq V_{\text{tn}}
$$
\n
$$
V_{\text{ss2}} \leq V_{\text{tn}}
$$
\n
$$
V_{\text{ps3}} \geq V_{\text{ss2}} - V_{\text{tn}}
$$

thus, valid for:

$$
V_{_{\text{IN}}}\geq V_{_{\text{Th}}}\qquad V_{_{\text{OUT}}}\geq\ V_{_{\text{IN}}}-V_{_{\text{Th}}}\qquad\quad V_{_{\text{IN}}}-V_{_{\text{DD}}}\leq V_{_{\text{Tp}}}\qquad V_{_{\text{OUT}}}-V_{_{\text{DD}}}>V_{_{\text{IN}}}-V_{_{\text{DD}}}-V_{_{\text{Tp}}}
$$

Case 4  $\,$  M<sub>1</sub> sat, M<sub>2</sub> triode



Case 4  $\,$  M<sub>1</sub> sat, M<sub>2</sub> triode





Case 4  $\,$  M<sub>1</sub> cutoff, M<sub>2</sub> triode





$$
I_{_{D2}} = -\mu_{_{P}}C_{_{OX_{P}}}\frac{W_{_{2}}}{L_{_{2}}}\left(V_{_{IN}}-V_{_{DD}}-V_{_{Tp}}-\frac{V_{_{OUT}}-V_{_{DD}}}{2}\right)\bullet\left(V_{_{OUT}}-V_{_{DD}}\right)
$$

Equating  $I_{D1}$  and  $-I_{D2}$  we obtain:

$$
\mu_{_{P}}C_{_{OX_{P}}}\frac{W_{_{2}}}{L_{_{2}}}\left(V_{_{IN}}-V_{_{DD}}-V_{_{T_{P}}}-\frac{V_{_{OUT}}-V_{_{DD}}}{2}\right)\bullet\left(V_{_{OUT}}-V_{_{DD}}\right)=0
$$

valid for:

 $I_{p_1} = 0$ 

$$
\boldsymbol{V}_{_{\text{GS1}}}<\boldsymbol{V}_{_{\text{Tn}}} \hspace{1.5cm} \boldsymbol{V}_{_{\text{GS2}}}\leq \boldsymbol{V}_{_{\text{Tp}}} \hspace{1.5cm} \boldsymbol{V}_{_{\text{DS2}}}> \boldsymbol{V}_{_{\text{GS2}}}\boldsymbol{-\boldsymbol{V}_{_{\text{T2}}}}
$$

thus, valid for:

$$
V_{\text{in}} < V_{\text{in}} \qquad \qquad V_{\text{in}} - V_{\text{in}} \leq V_{\text{in}} \qquad V_{\text{out}} - V_{\text{in}} > V_{\text{in}} - V_{\text{in}} - V_{\text{in}}
$$



Case 5  $M_1$  cutoff,  $M_2$  triode



Case 5  $M_1$  cutoff,  $M_2$  triode









### Inverter Transfer Characteristics of Inverter Pair



What are  $V_H$  and  $V_I$ ?



Find the points on the inverter pair transfer characteristics where  $V_{OUT}$ '=V<sub>IN</sub> and the slope is less than 1

### Inverter Transfer Characteristics of Inverter Pair for **THIS Logic Family**  $V_{DD}$





# Stay Safe and Stay Healthy !

# End of Lecture 37